View IDT74FCT377DT_355608.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

IDT54/74FCT377T/AT/CT/DT FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
FEATURES:
* * * *
IDT54/74FCT377T/AT/CT/DT
* * * * *
Std., A, C, and D grades Low input and output leakage 1A (max.) CMOS power levels True TTL input and output compatibility: - VOH = 3.3V (typ.) - VOL = 0.3V (typ.) High Drive outputs (-15mA IOH, 48mA IOL) Meets or exceeds JEDEC standard 18 specifications Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked) Power off disable outputs permit "live insertion" Available in the following packages: - Industrial: SOIC, SSOP, QSOP - Military: CERDIP, LCC
DESCRIPTION:
The IDT54/74FCT377T is an octal D flip-flop built using an advanced dual metal CMOS technology. The IDT54/74FCT377T has eight edgetriggered, D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is low. The register is fully edge-triggered. The state of each D input, one set-up time before the low-to-high clock transition, is transferred to the corresponding flip-flop's O output. The CE input must be stable only one set-up time prior to the low-to-high transition for predictable operation.
FUNCTIONAL BLOCK DIAGRAM
D0
D1
D2
D
3
D4
D
5
D6
D
7
CE
D CP CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
D CP
Q
O0
O1
O2
O3
O4
O5
O6
O7
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
1
JUNE 2002
DSC-2630/8
(c) 2002 Integrated Device Technology, Inc.
IDT54/74FCT377T/AT/CT/DT FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
PIN CONFIGURATION
CE
O0
O0 D0 D1 O1 O2 D2 D3 O3 GND
2 3 4 5 6 7 8 9 10
19 18 17 16 15 14 13 12 11
O7 D7 D6 O6 O5 D5 D4 O4
O3 O4
3 2 1 20 19 18 17 16 15 14 9 10 11 12 13
D1 O1 O2 D2 D3
D0
INDEX
O7
CE
1
20
VCC
VCC
4 5 6 7 8
D7 D6 O6 O5 D5
CP
CERDIP/ SOIC/ SSOP/ QSOP TOP VIEW
LCC TOP VIEW
ABSOLUTE MAXIMUM RATINGS(1)
Symbol Description Max -0.5 to +7 -0.5 to VCC+0.5 -65 to +150 -60 to +120 Unit V V C mA VTERM(2) Terminal Voltage with Respect to GND VTERM(3) Terminal Voltage with Respect to GND TSTG IOUT Storage Temperature DC Output Current
PIN DESCRIPTION
Pin Names D0 - D7 CE O0 - O7 CP Data Inputs Clock Enable (Active LOW) Data Outputs Clock Pulse Input Description
NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted. 2. Inputs and Vcc terminals only. 3. Output and I/O terminals only.
FUNCTION TABLE(1)
Inputs Operating Mode Load "1" Load "0" Hold CP H CE l l h H D h l X X Outputs O H L No Change No Change
CAPACITANCE (TA = +25C, F = 1.0MHz)
Symbol CIN COUT Parameter(1) Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Typ. 6 8 Max. 10 12 Unit pF pF
NOTE: 1. This parameter is measured at characterization but not tested.
NOTE: 1. H = h= L= l= X= =
HIGH Voltage Level HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition LOW Voltage Level LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition Don't Care LOW-to-HIGH Clock Transition
2
GND
CP
D4
IDT54/74FCT377T/AT/CT/DT FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Industrial : TA = -40C to +85C, VCC = 5.0V 5%; Military: TA = -55C to +125C, VCC = 5.0V 10%
Symbol VIH VIL IIH IIL II VIK IOS VOH Parameter Input HIGH Level Input LOW Level Input HIGH Current Input HIGH Current
(4)
Test Conditions(1) Guaranteed Logic HIGH Level Guaranteed Logic LOW Level VCC = Max. VCC = Max. VCC = Max., VI = VCC (Max.) VCC = Min., IN = -18mA VCC = Max. , VO = GND VCC = Min. VIN = VIH or VIL IOH = -6mA MIL. IOH = -8mA IND. IOH = -12mA MIL. IOH = -15mA IND.
(3)
Min. 2 --
Typ.(2) -- -- -- -- -- -0.7 -120 3.3 3 0.3 -- 200 0.01
Max. -- 0.8 1 1 1 -1.2 -225 -- -- 0.5 1 -- 1
Unit V V A A A V mA V V V A mV mA
VI = 2.7V VI = 0.5V
-- -- -- -- -60 2.4 2 -- --
Input LOW Current(4)
(4)
Clamp Diode Voltage Short Circuit Current Output HIGH Voltage
VOL IOFF VH ICC
Output LOW Voltage Input/Output Power Off Leakage
(5)
VCC = Min. VIN = VIH or VIL VCC = 0V, VIN or VO - 4.5V -- VCC = Max. VIN = GND or VCC
IOL = 32mA MIL. IOL = 48mA IND.
Input Hysteresis Quiescent Power Supply Current
-- --
NOTES: 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25C ambient. 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second. 4. The test limit for this parameter is 5A at TA = -55C. 5. This parameter is guaranted but not tested.
3
IDT54/74FCT377T/AT/CT/DT FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
POWER SUPPLY CHARACTERISTICS
Symbol ICC ICCD Parameter Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply Current(4) VCC = Max. VIN = 3.4V(3) VCC = Max., Outputs Open CE = GND One Input Toggling 50% Duty Cycle VCC = Max., Outputs Open fCP = 10MHz CE = GND One Bit Toggling fi = 5MHz 50% Duty Cycle VCC = Max., Outputs Open fCP = 10MHz, 50% Duty Cycle CE = GND Eight Bits Toggling fi = 2.5MHz 50% Duty Cycle VIN = VCC VIN = GND Test Conditions(1) Min. -- -- Typ.(2) 0.5 0.15 Max. 2 0.25 Unit mA mA/ MHz
IC
Total Power Supply Current(6)
VIN = VCC VIN = GND VIN = 3.4V VIN = GND
-- --
1.5 2
3.5 5.5
mA
VIN = VCC VIN = GND VIN = 3.4V VIN = GND
-- --
3.8 6
7.3(5) 16.3(5)
NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25C ambient. 3. Per TTL driven input; (VIN = 3.4V). All other inputs at VCC or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of ICC formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fCP/2+ fiNi) ICC = Quiescent Current ICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) fi = Output Frequency Ni = Number of Outputs at fi All currents are in milliamps and all frequencies are in megahertz.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
Symbol tPLH tPHL tSU tH tSU tH tW Parameter Propagation Delay CP to Qx Set-up Time HIGH or LOW Dx to CP Hold Time HIGH or LOW Dx to CP Set-up Time HIGH or LOW CE to CP Hold Time HIGH or LOW CE to CP CP Pulse Width HIGH or LOW Condition(1) CL = 50pF RL = 500 54FCT377T 54/74FCT377AT 54/74FCT377CT 74FCT377DT Mil. Ind. Mil. Ind. Mil. Ind. Min.(2) Max. Min.(2) Max. Min.(2) Max. Min.(2) Max. Min.(2) Max. Min.(2) Max. Unit 2 15 2 7.2 2 8.3 2 5.2 2 5.5 2 4.4 ns 3 2.5 4 1.5 7 -- -- -- -- -- 2 1.5 3.5 1.5 8 -- -- -- -- -- 2 1.5 3.5 1.5 7 -- -- -- -- -- 2 1.5 3.5 1.5 6 -- -- -- -- -- 2 1.5 3.5 1.5 7 -- -- -- -- -- 2 1 3 0 3 -- -- -- -- -- ns ns ns ns ns
NOTES: 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays.
4
IDT54/74FCT377T/AT/CT/DT FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
TEST CIRCUITS AND WAVEFORMS
V CC 500 VIN Pulse Generator RT D.U.T . VOUT 7.0V
SWITCH POSITION
Test Open Drain Disable Low Enable Low All Other Tests Switch Closed Open
50pF CL
500
DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
Octal link
Test Circuits for All Outputs
DATA INPUT TIMING INPUT ASYNCHRONOUS CONTROL PRESET CLEAR ETC. SYNCHRONOUS CONTROL PRESET CLEAR CLOCK ENABLE ETC.
tSU
tH
tREM
3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V
Octal link
LOW-HIGH-LOW PULSE tW HIGH-LOW-HIGH PULSE
Octal link
1.5V
1.5V
tSU
tH
Pulse Width
Set-Up, Hold, and Release Times
ENABLE SAME PHASE INPUT TRANSITION tPLH OUTPUT tPLH OPPOSITE PHASE INPUT TRANSITION tPHL tPHL 3V 1.5V 0V VOH 1.5V VOL 3V 1.5V 0V
Octal link
DISABLE 3V 1.5V
CONTROL INPUT tPZL OUTPUT NORMALLY LOW OUTPUT NORMALLY HIGH SWITCH CLOSED tPZH SWITCH OPEN 3.5V 1.5V tPHZ 0.3V 1.5V 0V tPLZ
0V 3.5V 0.3V VOL VOH 0V
Octal link
Propagation Delay
Enable and Disable Times
NOTES: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH. 2. Pulse Generator for All Pulses: Rate 1.0MHz; tF 2.5ns; tR 2.5ns.
5
IDT54/74FCT377T/AT/CT/DT FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
ORDERING INFORMATION
XXXX IDT XX FCT Device Type Temp. Range XX Package X Process Blank B Industrial MIL-STD-883, Class B Industrial Options Small Outline IC Shrink Small Outline Package Quarter-size Small Outline Package Military Options CERDIP Leadless Chip Carrier
SO PY Q
D L
377T 377AT 377CT 377DT 54 74
Fast CMOS Octal D Flip-Flop with Clock Enable
- 55C to +125C - 40C to +85C
DATA SHEET DOCUMENT HISTORY 6/26/2002 Updated as per PDNs Logic-00-07 and Logic-01-04
CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054
for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com
for Tech Support: logichelp@idt.com (408) 654-6459
6

▲Up To Search▲

Price & Availability of IDT74FCT377DT

	To Download IDT74FCT377DT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .